

10/076458
02/19/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10076458	02/19/2002	324	501	2858	TURESINSKI

**APPLICANTS: Tsuji Yoshio; Yamada Masayoshi;

**CONTINUING DATA VERIFIED: *NO*

** FOREIGN APPLICATIONS VERIFIED: *ST*
JAPAN 2001-42356 02/19/2001
JAPAN 2001-111132 04/10/2001
JAPAN 2001-111133 04/10/2001

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed <input checked="" type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO 0052/064001
35 USC 119 conditions met <input checked="" type="checkbox"/> yes <input type="checkbox"/> no		
Verified and Acknowledged Examiners's initials <i>ST</i>		
TITLE : Circuit board testing apparatus and method for testing a circuit board		

U.S. DEPT. OF COMMERCE/PAT. & TM.-PTO-436L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Assistant Examiner	Total Claims: Print Claim for O.G.
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Primary Examiner	Sheets Drwg. Figs. Drwg. Print Fig.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)